

Memory FeRAM

512K (64 K × 8) Bit SPI

MB85RS512T

■ DESCRIPTION

MB85RS512T is a FeRAM (Ferroelectric Random Access Memory) chip in a configuration of 65,536 words × 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS512T adopts the Serial Peripheral Interface (SPI).

The MB85RS512T is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85RS512T can be used for 10^{13} read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM.

MB85RS512T does not take long time to write data like Flash memories or E²PROM, and MB85RS512T takes no wait time.


■ FEATURES

- Bit configuration : 65,536 words × 8 bits
- Serial Peripheral Interface : SPI (Serial Peripheral Interface)
Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)
- Operating frequency : 1.8 V to 2.7 V, 25 MHz (Max)
2.7 V to 3.6 V, 30 MHz (Max)
For FSTRD command 2.7 V to 3.6 V, 40 MHz (Max)
- High endurance : 10^{13} times / byte
- Data retention : 10 years (+85 °C), 95 years (+ 55 °C), over 200 years (+ 35 °C)
- Operating power supply voltage : 1.8 V to 3.6 V
- Low power consumption : Operating power supply current 6 mA (Typ@30 MHz)
10 mA (Max@30 MHz)
Standby current 120 μA (Max)
Sleep current 10 μA (Max)
- Operation ambient temperature range : -40 °C to +85 °C
- Package : 8-pin plastic SOP
RoHS compliant

Fujitsu Semiconductor Memory Solutions Limited has changed its name to RAMXEED Limited. RAMXEED Limited will continue to offer and support existing products while maintaining Fujitsu's part number unchanged.

MB85RS512T


■ PIN ASSIGNMENT



■ PIN FUNCTIONAL DESCRIPTIONS


| Pin No. | Pin Name | Functional description |
|---------|-------------------|--|
| 1 | \overline{CS} | Chip Select pin This is an input pin to make chips select. When \overline{CS} is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When \overline{CS} is "L" level, device is in select (active) status. \overline{CS} has to be "L" level before inputting op-code. The Chip Select pin is pulled up internally to the VDD pin. |
| 3 | \overline{WP} | Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with \overline{WP} and WPEN. See "■ WRITING PROTECT" for detail. |
| 7 | \overline{HOLD} | Hold pin This pin is used to interrupt serial input/output without making chips deselect. When \overline{HOLD} is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become do not care. See "■ HOLD OPERATION" for detail. |
| 6 | SCK | Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge. |
| 5 | SI | Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data. |
| 2 | SO | Serial Data Output pin This is an output pin of serial data. Reading data of FeRAM memory cell array and status register data are output. This is High-Z during standby. |
| 8 | VDD | Supply Voltage pin |
| 4 | VSS | Ground pin |

■ BLOCK DIAGRAM



■ SPI MODE


MB85RS512T corresponds to the SPI mode 0 (CPOL=0, CPHA=0), and SPI mode 3 (CPOL=1, CPHA=1).



MB85RS512T


■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS512T works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



MOSI : Master Out Slave In
MISO : Master In Slave Out
SS : Slave Select

System Configuration with SPI Port



System Configuration without SPI Port

■ STATUS REGISTER

| Bit No. | Bit Name | Function |
|---------|----------|---|
| 7 | WPEN | Status Register Write Protect This is a bit composed of nonvolatile memories (FeRAM). WPEN protects writing to a status register (refer to “■ WRITING PROTECT”) relating with \overline{WP} input. Writing with the WRSR command and reading with the RDSR command are possible. |
| 6 to 4 | — | Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command. |
| 3 | BP1 | Block Protect This is a bit composed of nonvolatile memory. This defines size of write protect block for the WRITE command (refer to “■ BLOCK PROTECT”). Writing with the WRSR command and reading with the RDSR command are possible. |
| 2 | BP0 | |
| 1 | WEL | Write Enable Latch This indicates FeRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. After power ON. After WRDI command recognition. The rising edge of \overline{CS} after WRSR command recognition. The rising edge of \overline{CS} after WRITE command recognition. After return from SLEEP mode. |
| 0 | 0 | This is a bit fixed to “0”. |

■ OP-CODE


MB85RS512T accepts 9 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If \overline{CS} is risen while inputting op-code, the command are not performed.

| Name | Description | Op-code |
|-------|--------------------------|------------------------|
| WREN | Set Write Enable Latch | 0000 0110 _B |
| WRDI | Reset Write Enable Latch | 0000 0100 _B |
| RDSR | Read Status Register | 0000 0101 _B |
| WRSR | Write Status Register | 0000 0001 _B |
| READ | Read Memory Code | 0000 0011 _B |
| WRITE | Write Memory Code | 0000 0010 _B |
| RDID | Read Device ID | 1001 1111 _B |
| FSTRD | Fast Read Memory Code | 0000 1011 _B |
| SLEEP | Sleep Mode | 1011 1001 _B |

■ COMMAND


• WREN

The WREN command sets WEL (Write Enable Latch) . WEL has to be set with the WREN command before writing operation (WRSR command and WRITE command) . WREN command is applicable to “Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation”.




• WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRSR command and WRITE command) are not performed when WEL is reset. WRDI command is applicable to “Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation”.




• RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of \overline{CS} . RDSR command is applicable to “Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation”.



• WRSR


The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to “0” and cannot be written. The SI value corresponding to bit 0 is ignored. \overline{WP} signal level shall be fixed before performing WRSR command, and do not change the \overline{WP} signal level until the end of command sequence. WRSR command is applicable to “Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation”.



MB85RS512T


• READ

The READ command reads FeRAM memory cell array data. Arbitrary 16 bits address and op-code of READ are input to SI. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When \overline{CS} is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before \overline{CS} rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely. READ command is applicable to “Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation”.




• WRITE

The WRITE command writes data to FeRAM memory cell array. WRITE op-code, arbitrary 16 bits of address and 8 bits of writing data are input to SI. When 8 bits of writing data is input, data is written to FeRAM memory cell array. Risen \overline{CS} will terminate the WRITE command, but if you continue sending the writing data for 8 bits each before \overline{CS} rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle can be continued infinitely. WRITE command is applicable to “Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation”.




• FSTRD

The FSTRD command reads FeRAM memory cell array data. Arbitrary 16 bits address and op-code of FSTRD are input to SI followed by 8 bits dummy. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When \overline{CS} is risen, the FSTRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before \overline{CS} rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely. FSTRD command is applicable to “Up to 25 MHz (1.8 V to 2.7 V) and 40 MHz (2.7 V to 3.6 V) operation”.



• RDID

The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until \overline{CS} is risen. RDID command is applicable to “Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation”.



| | bit | | | | | | | | Hex | |
|-------------------|-----|---|---|---|---|---|---|---|-----------------|---------|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Manufacturer ID | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 _H | Fujitsu |
| Continuation code | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 7F _H | |

| | Proprietary use | | | | Density | | | | Hex | |
|-----------------------|-----------------|---|---|---|---------|---|---|---|-----------------|---------------------------------------|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Product ID (1st Byte) | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 26 _H | Density: 00110 _B = 512Kbit |


| | Proprietary use | | | | | | | | Hex |
|-----------------------|-----------------|---|---|---|---|---|---|---|-----------------|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Product ID (2nd Byte) | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03 _H |

MB85RS512T


• SLEEP

The SLEEP command shifts the LSI to a low power mode called “SLEEP mode”. The transition to the SLEEP mode is carried out at the rising edge of \overline{CS} after operation code in the SLEEP command. However, when at least one SCK clock is inputted before the rising edge of \overline{CS} after operation code in the SLEEP command, this SLEEP command is canceled.

After the SLEEP mode transition, SCK and SI inputs are logically ignored and SO changes to a Hi-Z state. In case all other pins are not fixed to VDD or VSS than \overline{CS} , a through-current may flow.



Returning to an normal operation from the SLEEP mode is carried out after t_{REC} (Max 400 μ s) time from the falling edge of \overline{CS} (see the figure below). It is possible to return \overline{CS} to H level before t_{REC} time. However, it is prohibited to bring down \overline{CS} to L level again during t_{REC} period.



■ BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

| BP1 | BP0 | Protected Block |
|-----|-----|--|
| 0 | 0 | None |
| 0 | 1 | C000 _H to FFFF _H (upper 1/4) |
| 1 | 0 | 8000 _H to FFFF _H (upper 1/2) |
| 1 | 1 | 0000 _H to FFFF _H (all) |


■ WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.

| WEL | WPEN | WP | Protected Blocks | Unprotected Blocks | Status Register |
|-----|------|----|------------------|--------------------|-----------------|
| 0 | X | X | Protected | Protected | Protected |
| 1 | 0 | X | Protected | Unprotected | Unprotected |
| 1 | 1 | 0 | Protected | Unprotected | Protected |
| 1 | 1 | 1 | Protected | Unprotected | Unprotected |

■ HOLD OPERATION

Hold status is retained without aborting a command if $\overline{\text{HOLD}}$ is "L" level while $\overline{\text{CS}}$ is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a $\overline{\text{HOLD}}$ pin input is transitioned to the hold condition as shown in the diagram below. In case the $\overline{\text{HOLD}}$ pin transitioned to "L" level when $\overline{\text{SCK}}$ is "L" level, return the $\overline{\text{HOLD}}$ pin to "H" level at SCK being "L" level. In the same manner, in case the $\overline{\text{HOLD}}$ pin transitioned to "L" level when SCK is "H" level, return the $\overline{\text{HOLD}}$ pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). If $\overline{\text{CS}}$ is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.



MB85RS512T

■ ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | | Unit |
|-------------------------------|-----------|--------|---------------------------|------|
| | | Min | Max | |
| Power supply voltage* | V_{DD} | - 0.5 | + 4.0 | V |
| Input voltage* | V_{IN} | - 0.5 | $V_{DD} + 0.5 (\leq 4.0)$ | V |
| Output voltage* | V_{OUT} | - 0.5 | $V_{DD} + 0.5 (\leq 4.0)$ | V |
| Operation ambient temperature | T_A | - 40 | + 85 | °C |
| Storage temperature | T_{stg} | - 55 | + 125 | °C |

*: These parameters are based on the condition that V_{SS} is 0 V.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.
Do not exceed any of these ratings.

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value | | | Unit |
|---|----------|-------|-----|------|------|
| | | Min | Typ | Max | |
| Power supply voltage* ¹ | V_{DD} | 1.8 | 3.3 | 3.6 | V |
| Operation ambient temperature* ² | T_A | - 40 | — | + 85 | °C |

*1: These parameters are based on the condition that V_{SS} is 0 V.

*2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

| Parameter | Symbol | Condition | Value | | | Unit |
|--|-----------------|---|-----------------------|------|-----------------------|------|
| | | | Min | Typ | Max | |
| Input leakage current*1 | I _{LI} | $0 \leq \overline{CS} < V_{DD}$ | — | — | 200 | μA |
| | | $\overline{CS} = V_{DD}$ | — | — | 1 | |
| | | $\overline{WP}, \overline{HOLD}, SCK$ $SI = 0 \text{ V to } V_{DD}$ | — | — | 1 | |
| Output leakage current*2 | I _{LO} | $SO = 0 \text{ V to } V_{DD}$ | — | — | 1 | μA |
| Operating power supply current | I _{DD} | SCK = 1 MHz | — | 0.34 | — | mA |
| | | SCK = 10 MHz | — | 2 | — | mA |
| | | SCK = 30 MHz | — | 6 | 10 | mA |
| Standby current | I _{SB} | SCK = SI = $\overline{CS} = V_{DD}$ | — | 25 | 120 | μA |
| Sleep current | I _{ZZ} | $\overline{CS} = V_{DD}$ All inputs V _{SS} or V _{DD} | — | — | 10 | μA |
| Input high voltage | V _{IH} | V _{DD} = 1.8 V to 3.6 V | V _{DD} × 0.7 | — | V _{DD} + 0.5 | V |
| Input low voltage | V _{IL} | V _{DD} = 1.8 V to 3.6 V | - 0.5 | — | V _{DD} × 0.3 | V |
| Output high voltage | V _{OH} | I _{OH} = - 2 mA | V _{DD} - 0.5 | — | — | V |
| Output low voltage | V _{OL} | I _{OL} = 2 mA | — | — | 0.4 | V |
| Pull up resistance for \overline{CS} | R _P | — | 18 | 33 | 80 | kΩ |

*1 : Applicable pin : \overline{CS} , \overline{WP} , \overline{HOLD} , SCK, SI

*2 : Applicable pin : SO

2. AC Characteristics

| Parameter | Symbol | Value | | | | Unit |
|--|------------------|--|-----|--|-----|------|
| | | Up to 25 MHz operation*1 (V _{DD} = 1.8 V to 2.7 V) | | Up to 30 MHz operation*2 (V _{DD} = 2.7 V to 3.6 V) | | |
| | | Min | Max | Min | Max | |
| SCK clock frequency (All commands except FSTRD command) | f _{CK} | 0 | 25 | 0 | 30 | MHz |
| SCK clock frequency (for FSTRD command) | f _{CK} | 0 | 25 | 0 | 40 | MHz |
| Clock high time | t _{CH} | 15 | — | 11 | — | ns |
| Clock low time | t _{CL} | 15 | — | 11 | — | ns |
| Chip select set up time | t _{CSU} | 10 | — | 10 | — | ns |
| Chip select hold time | t _{CSH} | 10 | — | 10 | — | ns |
| Output disable time | t _{OD} | — | 12 | — | 12 | ns |
| Output data valid time | t _{ODV} | — | 18 | — | 9 | ns |
| Output hold time | t _{OH} | 0 | — | 0 | — | ns |
| Deselect time | t _D | 40 | — | 40 | — | ns |
| Data in rising time | t _R | — | 50 | — | 50 | ns |
| Data falling time | t _F | — | 50 | — | 50 | ns |
| Data set up time | t _{SU} | 5 | — | 5 | — | ns |
| Data hold time | t _H | 5 | — | 5 | — | ns |
| HOLD set uptime | t _{HS} | 10 | — | 10 | — | ns |
| HOLD hold time | t _{HH} | 10 | — | 10 | — | ns |
| HOLD output floating time | t _{HZ} | — | 20 | — | 20 | ns |
| HOLD output active time | t _{LZ} | — | 20 | — | 20 | ns |
| SLEEP recovery time | t _{REC} | — | 400 | — | 400 | μs |


*1 : All commands except FSTRD are applicable to “Up to 25 MHz operation” in V_{DD} = 1.8 V to 2.7 V.

*2 : All commands except FSTRD are applicable to “Up to 30 MHz operation” in V_{DD} = 2.7 V to 3.6 V.

AC Test Condition

| | |
|-------------------------------|--|
| Power supply voltage | : 1.8 V to 3.6 V |
| Operation ambient temperature | : - 40 °C to + 85 °C |
| Input voltage magnitude | : V _{DD} × 0.8 ≤ V _{IH} ≤ V _{DD} 0 ≤ V _{IL} ≤ V _{DD} × 0.2 |
| Input rising time | : 5 ns |
| Input falling time | : 5 ns |
| Input judge level | : V _{DD} /2 |
| Output judge level | : V _{DD} /2 |

AC Load Equivalent Circuit




3. Pin Capacitance

| Parameter | Symbol | Condition | Value | | Unit |
|--------------------|--------|---|-------|-----|------|
| | | | Min | Max | |
| Output capacitance | C_o | $V_{DD} = V_{IN} = V_{OUT} = 3.3 \text{ V}$, $f = 1 \text{ MHz}$, $T_A = +25 \text{ }^\circ\text{C}$ | — | 8 | pF |
| Input capacitance | C_i | | — | 6 | pF |


MB85RS512T

■ TIMING DIAGRAM


• Serial Data Timing



• Hold Timing



POWER ON/OFF SEQUENCE



| Parameter | Symbol | Value | | Unit |
|--|--------|-------|-----|---------------|
| | | Min | Max | |
| \overline{CS} level hold time at power OFF | tpd | 400 | — | ns |
| \overline{CS} level hold time at power ON | tpu | 250 | — | μs |
| Power supply rising time | tr | 0.05 | — | ms/V |
| Power supply falling time | tf | 0.1 | — | ms/V |

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

FeRAM CHARACTERISTICS

| Item | Min | Max | Unit | Parameter |
|------------------------|------------|-----|------------|---|
| Read/Write Endurance*1 | 10^{13} | — | Times/byte | Operation Ambient Temperature $T_A = + 85 \text{ }^\circ\text{C}$ |
| Data Retention*2 | 10 | — | Years | Operation Ambient Temperature $T_A = + 85 \text{ }^\circ\text{C}$ |
| | 95 | — | | Operation Ambient Temperature $T_A = + 55 \text{ }^\circ\text{C}$ |
| | ≥ 200 | — | | Operation Ambient Temperature $T_A = + 35 \text{ }^\circ\text{C}$ |

*1 : Total number of reading and writing defines the minimum value of endurance, as an FeRAM memory operates with destructive readout mechanism.

*2 : Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

NOTE ON USE


We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

MB85RS512T

■ ESD AND LATCH-UP

| Test | DUT | Value |
|---|--|-------------------------|
| ESD HBM (Human Body Model) JESD22-A114 compliant | MB85RS512TPNF-G-JNE1 MB85RS512TPNF-G-JNERE1 | $\geq 2000 \text{ V} $ |
| ESD CDM (Charged Device Model) JESD22-C101 compliant | MB85RS512TPNF-G-AWE2 MB85RS512TPNF-G-AWERE2 | $\geq 1000 \text{ V} $ |
| Latch-Up (C-V Method) Proprietary method | MB85RS512TPNF-G-AME2 MB85RS512TPNF-G-AMERE2 | $\geq 200 \text{ V} $ |

- C-V method of Latch-Up Resistance Test



Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5times, this test must be stopped immediately.

■ REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL] : Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E)

■ Current status on Contained Restricted Substances

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


■ ORDERING INFORMATION


| Part number | Package | Shipping form | Minimum shipping quantity |
|------------------------|-------------------------------|-----------------------|---------------------------|
| MB85RS512TPNF-G-JNE1 | 8-pin plastic SOP (150mil) | Tube | — * |
| MB85RS512TPNF-G-JNERE1 | 8-pin plastic SOP (150mil) | Embossed Carrier tape | 1500 |
| MB85RS512TPNF-G-AWE2 | 8-pin plastic SOP (150mil) | Tube | — * |
| MB85RS512TPNF-G-AWERE2 | 8-pin plastic SOP (150mil) | Embossed Carrier tape | 1500 |
| MB85RS512TPNF-G-AME2 | 8-pin plastic SOP (150mil) | Tray | — * |
| MB85RS512TPNF-G-AMERE2 | 8-pin plastic SOP (150mil) | Embossed Carrier tape | 1500 |

* : Please contact our sales office about minimum shipping quantity.

MB85RS512T

■ PACKAGE DIMENSION

| | | |
|--|--------------------------------|-----------------|
| <p>8-pin plastic SOP(150mil)</p>  | Lead pitch | 1.27mm |
| | Package width x Package length | 3.90mm x 4.90mm |
| | Lead shape | Gullwing |
| | Sealing method | Plastic mold |
| | Mounting height | 1.75mm MAX. |
| | | |

| |
|---|
| <p>8-pin plastic SOP</p>  <p>Note *: These dimension do not include resin protrusion. Pins width do not include tie bar cutting remainder.</p> <p>Dimension in mm</p> |
|---|

■ MARKING

[MB85RS512TPNF-G-JNE1]
[MB85RS512TPNF-G-JNERE1]



[8-pin plastic SOP]

RS512T: Product Name
E11400: E1(Lead free code) + 1400(Year and Week code)
300: Trace code

[MB85RS512TPNF-G-AME2]
[MB85RS512TPNF-G-AMERE2]




[8-pin plastic SOP]

RS512T: Product Name
21400: 2(Lead free code) + 1400(Year and Week code)
000: Trace code

MB85RS512T

[MB85RS512TPNF-G-AWE2]
[MB85RS512TPNF-G-AWERE2]



[8-pin plastic SOP]


S512T: Product Name
11400: 1(CS code) + 1400(Year and Week code)
R00: Trace code

■ PACKING INFORMATION

1. Tube(MB85RS512TPNF-G-JNE1/MB85RS512TPNF-G-AWE2)

1.1 Tube Dimensions

- Tube/stopper shape (example)



- Tube cross-sections and Maximum quantity

| MB85RS512TPNF-G-JNE1 | Maximum quantity | | |
|----------------------|------------------|---------------|---------------|
| | ICs/tube | ICs/inner box | ICs/outer box |
| | 95 | 7,600 | 30,400 |

7.7
3.8

tube length:521

No heat resistance.
Package should not be baked by using tube.

(Dimensions in mm)

| MB85RS512TPNF-G-AWE2 | Maximum quantity | | |
|----------------------|------------------|---------------|---------------|
| | ICs/tube | ICs/inner box | ICs/outer box |
| | 85 | 2,450 | 25,500 |

8.0
3.9


tube length:509

No heat resistance.
Package should not be baked by using tube.

(Dimensions in mm)


MB85RS512T

- Direction of index in tube




1.2 Product label indicators (an example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss tapping)
 [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



1.3 Dimensions for Containers


(1) Dimensions for inner box



| Part number | L | W | H |
|----------------------|-----|-----|----|
| MB85RS512TPNF-G-JNE1 | 540 | 125 | 75 |
| MB85RS512TPNF-G-AWE2 | 549 | 125 | 81 |

(Dimensions in mm)

(2) Dimensions for outer box



| Part number | L | W | H |
|----------------------|-----|-----|-----|
| MB85RS512TPNF-G-JNE1 | 565 | 270 | 180 |
| MB85RS512TPNF-G-AWE2 | 567 | 272 | 269 |

(Dimensions in mm)


MB85RS512T

2. Emboss Tape (MB85RS512TPNF-G-JNERE1/MB85RS512TPNF-G-AMERE2/ MB85RS512TPNF-G- AWERE2)

2.1 Tape Dimensions (not drawn to scale)(8-pin plastic SOP, 150mil)

2.1.1 MB85RS512TPNF-G-JNERE1/MB85RS512TPNF-G-AMERE2

| Part number | reel diameter (mm) | Maximum storage capacity | | | MSL Label |
|------------------------|-----------------------|--------------------------|-----------------------------|--|--------------|
| | | ICs/ reel | ICs/inner box | ICs/outer box | |
| MB85RS512TPNF-G-JNERE1 | φ330 | 1,500 | 1,500 (1 pack/inner box) | 10,500 (7 inner boxes/ outer box:Max.) | No |
| MB85RS512TPNF-G-AMERE2 | φ254 | 1,500 | 1,500 (1 pack/inner box) | 9,000 (6 inner boxes/ outer box:Max.) | No |




(Dimensions in mm)

Heat proof temperature : No heat resistance.

Package should not be baked by using
tape and reel.

2.1.2 MB85RS512TPNF-G-AWERE2

| Part number | reel diameter (mm) | Maximum storage capacity | | | MSL Label |
|------------------------|--------------------|--------------------------|-----------------------------|---|-----------|
| | | ICs/reel | ICs/inner box | ICs/outer box | |
| MB85RS512TPNF-G-AWERE2 | φ330 | 1,500 | 1,500 (1 pack/inner box) | 7,500 (5 inner boxes/ outer box:Max.) | Yes |




(Dimensions in mm)

Heat proof temperature : No heat resistance.


Package should not be baked by using
tape and reel.

MB85RS512T

2.2 IC orientation



2.3 Reel dimensions



Dimensions in mm

| Part number | A | B | C | W1 | W2 |
|------------------------|-----|-----|----|------|------|
| MB85RS512TPNF-G-JNERE1 | 330 | 100 | 13 | 12.4 | 17.2 |
| MB85RS512TPNF-G-AWERE2 | 330 | 100 | 13 | 13.5 | 17.5 |
| MB85RS512TPNF-G-AMERE2 | 254 | 100 | 13 | 13.5 | 17.5 |

2.4 Product label indicators (an example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping)
 [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]

| | | |
|--|---------------------------|----------------------|
| XXXXXXXXXXXXXXXX (Part number) | | ← C-3 Label |
| (3N)1 XXXXXXXXXXXXXXX XXX (Part number and quantity) | (LEAD FREE mark) | |
| | QC PASS | |
| (3N)2 XXXXXXXXXXXXXXX XXXXXX (Control number bar code) | | |
| | | |
| XXX pcs (Quantity) | | |
| XXXXXXXXXXXXXXXX (Part number) | | |
| | (Part number bar code) | |
| XXXX/XX/XX (Packed years/month/day) ASSEMBLED IN xxxx | | ← Perforated line |
| XXXXXXXXXXXXXXXX (Part number) | | ← Supplemental Label |
| | (Control number bar code) | |
| XX/XX (Package count) | XXXX-XXX XXX | |
| XXXXXXXXXXXX (Control number) | XXXX-XXX XXX | |
| XXXXXXXXXXXXXXXX (Lot Number and quantity) | | |
| XXXXXXXXXXXXXXXX (Comment) | | |


Label II: Moisture Barrier Bag (It sticks it on the Aluminum laminated bag)
 only for MB85RS512TPNF-AWERE2
 [MSL Label (100mm × 70mm)]

| | | |
|--|---|-------------|
| <p>MOISTURE-SENSITIVE DEVICES</p> <p>注意</p> <ol style="list-style-type: none"> ドライバック包装の保管期限は、24ヶ月（25℃/80%RH未満）です。 本製品の耐熱温度は、<u>260℃</u> です。 袋開封後は、下記a)b)条件下で、ご使用ください。 <ol style="list-style-type: none"> 168 時間以内 (30℃/60%RH以下) J-STD-033条件 以下の条件の場合は、実装前にベークしてください。 <ol style="list-style-type: none"> 23±5℃の環境下でインジケータカードの10%を超えた場合 3a、3bの条件に合致しない場合 ベーク必要な場合はIPC/JEDEC J-STD-033 参照してください。 <p>CAUTION</p> <ol style="list-style-type: none"> Calculated shelf life in sealed bag: 24 months at <25℃ / 80% RH Peak package body temperature: <u>260℃</u> After bag is opened, devices that will be subjected to reflow solder or other high temperature process must <ol style="list-style-type: none"> Mounted within: 168 hours of factory conditions ≤30℃/60%RH Stored per J-STD-033 Devices require bake, before mounting, if: <ol style="list-style-type: none"> Humidity Indicator Card is > 10% when read at 23±5℃ 3a or 3b not met. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure. | <p>LEVEL</p> <div style="border: 1px solid black; padding: 5px; text-align: center; font-size: 2em; font-weight: bold;">3</div> | ← MSL label |
| <p>包装日：品名ラベルをご確認下さい Bag Seal Date: See adjacent bar code label</p> | <p>* F 0 0 0 1 *</p> | |
| <p>Note: Level and body temperature defined by IPC/JEDEC J-STD-020</p> | | |

MB85RS512T

2.5 Dimensions for Containers


(1) Dimensions for inner box



| Part number | L | W | H |
|------------------------|-----|-----|----|
| MB85RS512TPNF-G-JNERE1 | 365 | 345 | 40 |
| MB85RS512TPNF-G-AWERE2 | 350 | 335 | 35 |
| MB85RS512TPNF-G-AMERE2 | 265 | 260 | 50 |

(Dimensions in mm)

(2) Dimensions for outer box



| Part number | L | W | H |
|------------------------|-----|-----|-----|
| MB85RS512TPNF-G-JNERE1 | 415 | 400 | 315 |
| MB85RS512TPNF-G-AWERE2 | 384 | 368 | 225 |
| MB85RS512TPNF-G-AMERE2 | 565 | 270 | 180 |


(Dimensions in mm)

3. Tray(MB85RS512TPNF-G-AME2)

3.1 Tray Storage Capacity


| Maximum storage capacity | | |
|--------------------------|-----------------------------------|--|
| ICs/tray | ICs/inner box | ICs/outer box |
| 476 | 4,760 (Max:10 trays/inner box) | 19,040 (Max: 4 inner boxes/outer box) |

3.2 Tray Dimensions (JEDEC Standard)




MB85RS512T

3.3 IC orientation




3.4 Product label indicators (an example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping)
 [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



3.5 Dimensions for Containers


(1) Dimensions for inner box



| L | W | H |
|-----|-----|----|
| 165 | 360 | 75 |

(Dimensions in mm)

(2) Dimensions for outer box



| L | W | H |
|-----|-----|-----|
| 355 | 385 | 195 |

(Dimensions in mm)

MB85RS512T

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

| Page | Section | Change Results |
|------|---|---|
| 19 | ■ ORDERING INFORMATION | Following new part numbers are added. MB85RS512TPNF-G-AME2 MB85RS512TPNF-G-AMERE2 |
| 21 | ■ MARKING | New part numbers' marking are added. MB85RS512TPNF-G-AME2 MB85RS512TPNF-G-AMERE2 |
| 26 | ■ PACKING INFORMATION 2. Emboss Tape | MB85RS512TPNF-G-AMERE2 is added. |
| 31 | ■ PACKING INFORMATION 3. Tray | MB85RS512TPNF-G-AME2 is added. |

MB85RS512T

RAMXEED LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama,

Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan

<https://ramxeed.com/>

All Rights Reserved.

RAMXEED LIMITED, its subsidiaries and affiliates (collectively, "RAMXEED") reserves the right to make changes to the information contained in this document without notice. Please contact your RAMXEED sales representatives before order of RAMXEED device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of RAMXEED device. RAMXEED disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the RAMXEED device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. RAMXEED assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of RAMXEED or any third party by license or otherwise, express or implied. RAMXEED assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). RAMXEED shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein.

All company names, brand names and trademarks herein are property of their respective owners.

