Memory FeRAM

256K (32K \times 8) Bit SPI

MB85RS256LYA(AEC-Q100 Compliant)

DESCRIPTION

MB85RS256LYA is a FeRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words \times 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells. This product is specifically targeted for high-temperature environment such as automobile applications.

MB85RS256LYA adopts the Serial Peripheral Interface (SPI).

The MB85RS256LYA is able to retain data without using a back-up battery, as is needed for SRAM. The memory cells used in the MB85RS256LYA can be used for 10¹³ read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM.

As MB85RS256LYA does not need any waiting time in writing process, the write cycle time of MB85RS256-LYA is much shorter than that of Flash memories or E²PROM.

FEATURES

| Bit configuration Special Sector Region | : 32,768 words \times 8 bits |
|---|---|
| · Special Sector Region | In this region, data storage after (by) three times reflow based on JEDEC MSL-3 standard condition is guaranteed. |
| Unique ID | |
| Serial Number | : 64 bits |
| | In this region, data storage after (by) three times reflow based on JEDEC MSL-3 standard condition is guaranteed. |
| Serial Peripheral Interface | : SPI (Serial Peripheral Interfaces) |
| · | Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1) |
| Operating frequency | : 50 MHz (Max) |
| High endurance | : 10 ¹³ times / byte |
| Data retention | : 70.4 years (+85 °C) |
| | 19.1 years (+105 °Ć) |
| | 5.9 years (+125 °C) or more |
| | Under evaluation for more than 5.9 years(+125 °C) |
| Operating power supply voltage | : 1.7 V to 1.95 V |
| Low power consumption | : Operating power supply current 3.0mA (Max@50 MHz) |
| | Standby current 150µA (Max) |
| · Operation ambient temperature ra | ange : – 40 °C to +125 °C |
| Package | 8-pin plastic SOP (150mil) |
| - | 8-pin plastic DFN (5mm x 6mm) |
| | RoHS compliant |

Fujitsu Semiconductor Memory Solutions Limited has changed its name to RAMXEED Limited. RAMXEED Limited will continue to offer and support existing products while maintaining Fujitsu's part number unchanged.

PIN ASSIGNMENT



■ PIN FUNCTIONAL DESCRIPTIONS

| Pin No. | Pin Name | Functional description |
|---------|----------|---|
| 1 | CS | Chip Select pin This is an input pin to make chips select. When \overline{CS} is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When \overline{CS} is "L" level, device is in select (active) status. \overline{CS} has to be "L" level before inputting op-code. |
| 3 | WP | Write Protect pin This is a pin to control writing to a status register. <u>The</u> writing of status register (see "■ STATUS REGISTER") is protected in related with WP and WPEN. See " ■WRITING PROTECT" for detail. |
| 7 | HOLD | Hold pin <u>This pin is used to interrupt serial input/output without making chips deselect.</u> When <u>HOLD is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become</u> do not care. See " ■HOLD OPERATION" for detail. The Hold pin is pulled up internally to the VDD pin. |
| 6 | SCK | Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge. |
| 5 | SI | Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data. |
| 2 | SO | Serial Data Output pin This is an output pin of serial data. Reading data of FeRAM memory cell array and status register data are output. This is High-Z during standby. |
| 8 | VDD | Supply Voltage pin |
| 4 | VSS | Ground pin |

MB85RS256LYA(AEC-Q100 Compliant)

BLOCK DIAGRAM



SPI MODE

MB85RS256LYA corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0), and SPI mode 3 (CPOL = 1, CPHA = 1).





SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS256LYA works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.





■ STATUS REGISTER

| Bit No. | Bit Name | Function |
|---------|----------|--|
| 7 | WPEN | Status Register Write Protect This is a bit composed of nonvolatile memories (FeRAM). WPEN protects writing to a status register (refer to "■ WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible. |
| 6 to 4 | | Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command. |
| 3 | BP1 | Block Protect This is a bit composed of nonvolatile memory. This defines size of write |
| 2 | BP0 | protect block for the WRITE command (refer to "■ BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible. |
| 1 | WEL | Write Enable Latch This indicates FeRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. After power ON. After WRDI command recognition. Achieving continuous writing mode, WEL is not reset after following operations making it possible to execute writing commands continuously. After WRSR command recognition. After WRSR command recognition. After WRITE command recognition. After WRSN command recognition. After SSWR command recognition. |
| 0 | 0 | This is a bit fixed to "0". |



OP-CODE

MB85RS256LYA accepts 14 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If \overline{CS} is risen while inputting op-code, the command are not performed.

| Name | Description | Op-code |
|--------------------------|--------------------------------|------------------------|
| WREN | Set Write Enable Latch | 0000 0110 _в |
| WRDI | Reset Write Enable Latch | 0000 0100в |
| RDSR | Read Status Register | 0000 0101 _в |
| WRSR | Write Status Register | 0000 0001в |
| READ | Read Memory Code | 0000 0011 _в |
| WRITE | Write Memory Code | 0000 0010в |
| FSTRD | Fast Read Memory Code | 0000 1011 _B |
| RDID | Read Device ID | 1001 1111 _B |
| RUID | Read Unique ID | 0100 1100в |
| WRSN | Write Serial Number | 1100 0010в |
| RDSN | Read Serial Number | 1100 0011 _B |
| SSWR | Write Special Sector | 0100 0010в |
| SSRD Read Special Sector | | 0100 1011в |
| FSSRD | FSSRD Fast Read Special Sector | |
| | | 1100 1110в |
| RFU | Reserved | 1100 1111в |
| | | 1100 1100в |



COMMAND

• WREN

The WREN command sets WEL (Write Enable Latch) bit to 1. WEL has to be set with the WREN command before writing operation (WRSR command, WRITE command, WRSN command and SSWR command).



• WRDI

The WRDI command resets WEL (Write Enable Latch) bit to 0. Writing operation (WRSR command, WRITE command, WRSN command and SSWR command) are not performed when WEL is reset.





• RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of \overline{CS} .



• WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit <u>0</u> of the status register is fixed to "0" and cannot be written. The SI value corresponding to <u>bit 0</u> is ignored. WP signal level shall be fixed before performing WRSR command, and do not change the <u>WP</u> signal level until the end of command sequence.



• READ

The READ command reads FeRAM memory cell array data. Arbitrary 16 bits address and op-code of READ are input to SI. The most significant address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When \overline{CS} is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before \overline{CS} rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.



• WRITE

The WRITE command writes data to FeRAM memory cell array. WRITE op-code, arbitrary 16 bits of address and 8 bits of writing data are input to SI. The most significant address bit is invalid. When 8 bits of writing data is input, data is written to FeRAM memory cell array. Risen \overline{CS} will terminate the WRITE command, but if you continue sending the writing data for 8 bits each before \overline{CS} rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle can be continued infinitely.



• FSTRD

The FSTRD command reads FeRAM memory cell array data. Arbitrary 16bits address and op-code of FSTRD are input to SI followed by 8 bits dummy. The 1-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When \overline{CS} is risen, the FSTRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before \overline{CS} rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.





• RDID

The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, 32-bit Device ID is output by continuously sending SCK clock, and SO holds the output state of the last bit until \overline{CS} is risen.

| cs | | | | | | ••• | | | | |
|---|------|--------|-------|----|-------|--------|---|---|-------------|---------------------------------------|
| scк^1 2 3 4 5 6 7 8 9 10 11 31 32 33 34 35 36 37 38 39 | | | | | | | | | | |
| SI 1 0 0 | 1 1 | 1 1 | 1 | In | valid | | | | | |
| SO High-Z Data Out Data Out (31)(30)(29)(28))(8)(7)(6)(5)(4)(3)(2)(1)(0) MSB LSB | | | | | | | | | | |
| | | | | b | it | | | | | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Hex | |
| Manufacturer ID | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04н | Fujitsu |
| Continuation code | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 7 Fн | |
| | | | | | | | | | | |
| | Prop | rietar | y use | | [| Densit | у | | Hex | |
| Product ID (1st Byte) | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 45н | Density: 00101 _B = 256Kbit |
| Propriotany uso Hox | | | | | | | | | | |
| Product ID (2nd Byte) | 0 | 0 | 0 | | | 3C | 0 | 1 | | |
| | | | 0 | 0 | U | | | | | |
| | | | | | | | | | | |

• RUID

The RUID command reads an unique ID which is defined in 64bits for each device. After performing RUID op-code to SI, 64-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK.

The unique ID is stable between before and after reflow. Refer "■ REFLOW CONDITIONS AND FLOOR LIFE" for the reflow condition.





•WRSN

The WRSN command writes data to serial number region which is allowed to write only one time. After performing WRSN op-code to SI, 64bits of writing data is input. Once wrote, the serial number region is protected, disabling to overwrite even when issuing WRSN command.

WP signal level shall be fixed before performing WRSN command, and do not change the WP signal level until the end of command sequence.



RDSN

The RDSN command reads 64 bits of serial number which is written using WRSN command. After performing RDSN op-code to SI, 64-cycle clock to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. When reading serial number from devices which no WRSN command is executed, "0" for all bits are output.

The serial number is stable between before and after reflow. Refer "■ REFLOW CONDITIONS AND FLOOR LIFE" for the reflow condition.





SSWR

The SSWR command writes data to special sector (a special region of 256 Byte in FeRAM). SSWR op-code, arbitrary 16 bits address and 8-bit writing data are input to SI. The 8-bit upper address is invalid. When input of 8-bit writing data is completed, it starts writing data to special sector. Risen \overline{CS} will terminate the SSWR command, but if you continue the writing data for each before \overline{CS} rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, roll over is not happen, the data hereafter is ignored.

The data in special sector is stable between before and after reflow. Refer "■ REFLOW CONDITIONS AND FLOOR LIFE" for the reflow condition.

| 0 1 2 3 4 5 6 7 8 9 10 11 15 16 17 18 19 20 21 22 23 24 25 26 27 28 SCK | |
|---|--------|
| $SI 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ $ | 2)1)0) |
| SO MSB High-Z LSB MSB | LSB |

SSRD

The SSRD command reads data from special sector (a special region of 256 Byte in FeRAM). SSWR opcode and arbitrary 16 bits address are input to SI. The 8-bit upper address is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When CS is risen, the SSRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before CS rising. When it reaches the most significant address, roll over is not happen.

The data in special sector is stable between before and after reflow. Refer "■ REFLOW CONDITIONS AND FLOOR LIFE" for the reflow condition.

| CS | |
|-----|--|
| SCK | 0 1 2 3 4 5 6 7 8 9 10 11 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 ope. code 16 bit addresses |
| SI | $\frac{1}{0} \sqrt{1} \sqrt{1} \sqrt{1} \sqrt{1} \sqrt{1} \sqrt{1} \sqrt{1} 1$ |
| SO | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ |
| | Invalid |

RAMXEED

• FSSRD

The SSRD command reads data from special sector (a special region of 256 Byte in FeRAM). SSWR opcode and arbitrary 16 bits address are input to SI followed by 8 bits dummy. The 8-bit upper address is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When \overline{CS} is risen, the SSRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before \overline{CS} rising. When it reaches the most significant address, roll over is not happen.

The data in special sector is stable between before and after reflow. Refer "■ REFLOW CONDITIONS AND FLOOR LIFE" for the reflow condition.

| CS | |
|-----|---|
| SCł | 0 1 2 3 4 5 6 7 8 9 10 11 15 16 17 18 1920 21 22 23 24 25 30 31 32 33 34 35 36 37 38 39 |
| SI | $\sqrt{1} \sqrt{0} \sqrt{1} \sqrt{2} \sqrt{1} \sqrt{2} \sqrt{2} \sqrt{3} \sqrt{2} \sqrt{3} \sqrt{2} \sqrt{2} \sqrt{3} \sqrt{2} \sqrt{3} \sqrt{2} \sqrt{3} \sqrt{2} \sqrt{2} \sqrt{3} \sqrt{3} \sqrt{2} \sqrt{3} \sqrt{3} \sqrt{2} \sqrt{3} \sqrt{3} \sqrt{3} \sqrt{3} \sqrt{3} \sqrt{3} \sqrt{3} 3$ |
| so | MSB High-Z LSB MSB Data Out LSB |
| | Invali |



BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

| BP1 | BP0 | Protected Block | | |
|-----|--------------------------------|----------------------------|--|--|
| 0 | 0 None | | | |
| 0 | 0 1 6000н to 7FFFн (upper 1/4) | | | |
| 1 | 0 | 4000н to 7FFFн (upper 1/2) | | |
| 1 | 1 | 0000н to 7FFFн (all) | | |

WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.

| WEL | WPEN | WP | Protected Blocks | Unprotected Blocks | Status Register |
|-----|------|----|------------------|--------------------|-----------------|
| 0 | Х | Х | Protected | Protected | Protected |
| 1 | 0 | Х | Protected | Unprotected | Unprotected |
| 1 | 1 | 0 | Protected | Unprotected | Protected |
| 1 | 1 | 1 | Protected | Unprotected | Unprotected |

HOLD OPERATION

Hold status is retained without aborting a command if HOLD is "L" level while \overline{CS} is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a HOLD pin input is transited to the hold condition as shown in the diagram below. In case the HOLD pin transited to "L" level when SCK is "L" level, return the HOLD pin to "H" level at SCK being "L" level. In the same manner, in case the HOLD pin transited to "L" level when SCK is "H" level when SCK is "H" level when SCK is "H" level when SCK being "L" level. In the same manner, in case the HOLD pin transited to "L" level when SCK is "H" level, return the HOLD pin to "H" level at SCK being "L" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). If \overline{CS} is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.





■ ABSOLUTE MAXIMUM RATINGS

| Paramotor | Symbol | Rat | Unit | |
|-------------------------------|--------|-------|-----------|------|
| Falanielei | | Min | Мах | onit |
| Power supply voltage* | Vdd | - 0.5 | + 2.5 | V |
| Input voltage* | Vin | - 0.5 | Vdd + 0.5 | V |
| Output voltage* | Vout | - 0.5 | Vdd + 0.5 | V |
| Operation ambient temperature | TA | - 40 | + 125 | °C |
| Storage temperature | Tstg | - 55 | + 150 | °C |

*: These parameters are based on the condition that Vss is 0 V.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

RECOMMENDED OPERATING CONDITIONS

| Paramatar | Symbol | | Unit | | |
|------------------------------------|--------|------|------|-------|------|
| Faiailletei | Symbol | Min | Тур | Мах | Unit |
| Power supply voltage ^{*1} | Vdd | 1.70 | 1.80 | 1.95 | V |
| Operation ambient temperature*2 | TA | - 40 | | + 125 | °C |

*1: These parameters are based on the condition that Vss is 0 V.

- *2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.



ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

| Parameter | Sym- bol | Condition | | Min | Typ (T _A =25 °C) | Мах | Unit |
|--|-------------|---|--------|----------------------------|---------------------------------------|----------------------------|------|
| | | | 25 °C | — | | 1 | |
| | | | 125 °C | | | 2 | |
| Input lookago curront*1 | III | WP, SCK, CS | 25 °C | | | 1 | |
| | IILII | $SI = 0 V to V_{DD}$ | 125 °C | | | 2 | μA |
| | | HOLD = 0 V to | 25 °C | | | 100 | 100 |
| | | Vdd 125 °C | | | 100 | | |
| Quitaut lookago ourront*2 | 111 | | 25 °C | | | 1 | |
| | lirol | $30 = 0 \vee 10 \vee 00$ | 125 °C | | | 2 | μA |
| Operating power supply current* ³ | lod | SCK = 50MHz | | | 2.38 | 3.0 | mA |
| Standby current | lsв | $SCK = SI = \overline{CS} = \overline{WP} = V_{DD}$ | | | 5.0 | 150 | μA |
| Input high voltage | Vін | V _{DD} = 1.7 V to 1.95 V | | $V_{\text{DD}} \times 0.8$ | | $V_{\text{DD}} + 0.5$ | V |
| Input low voltage | Vı∟ | V _{DD} = 1.7 V to 1.95 V | | - 0.5 | | $V_{\text{DD}} \times 0.2$ | V |
| Output high voltage | Vон | Iон = − 2 mA | | Vdd - 0.5 | | | V |
| Output low voltage | Vol | IoL = 2 m | A | | | 0.4 | V |
| Pull up resistance for HOLD | R₽ | | | 36 | 66 | 230 | kΩ |

*1 : Applicable pin : \overline{CS} , \overline{WP} , SCK, SI

*2 : Applicable pin : SO

*3 : Input voltage magnitude : VDD – 0.2 V or VSS

2. AC Characteristics

| Baramatar | Symbol | Value | | Unit | Condition |
|---------------------------|----------------|-------|-----|------|--|
| Faranielei | Symbol | Min | Max | Unit | Vdd |
| SCK clock frequency | fcк | | 50 | MHz | all commands ex- cept for READ/ SSRD |
| | | | 40 | | READ command |
| | | | 10 | | SSRD command |
| Clock high time | tсн | 9 | — | ns | |
| Clock low time | tc∟ | 9 | — | ns | |
| Chip select set up time | t csu | 5 | | ns | |
| Chip select hold time | tсsн | 5 | | ns | |
| Output disable time | tod | | 10 | ns | |
| Output data valid time | todv | | 9 | ns | *1 |
| Output hold time | tон | 0 | | ns | |
| Deselect time | t⊳ | 40 | | ns | |
| Data in rising time | t _R | | 50 | ns | |
| Data falling time | t⊧ | | 50 | ns | |
| Data set up time | t su | 5 | | ns | |
| Data hold time | tн | 5 | | ns | |
| HOLD set uptime | tнs | 10 | | ns | |
| HOLD hold time | tнн | 10 | | ns | |
| HOLD output floating time | tнz | | 20 | ns | |
| HOLD output active time | t∟z | _ | 20 | ns | |

*1: In SSRD command, 60ns(max.)

AC Test Condition

| Power supply voltage | : 1.7 V to 1.95 V Operation |
|-------------------------------|---|
| Operation ambient temperature | : $-40 \ ^{\circ}C$ to $+125 \ ^{\circ}C$ |
| Input voltage magnitude | : $V_{\text{DD}} 	imes 0.8 \le V_{\text{IH}} \le V_{\text{DD}}$ |
| | $0 \leq V_{\text{IL}} \leq V_{\text{DD}} \times 0.2$ |
| Input rising time | : 5 ns |
| Input falling time | : 5 ns |
| Input judge level | : Vdd/2 |
| Output judge level | : Vdd/2 |
| | |

MB85RS256LYA(AEC-Q100 Compliant)

AC Load Equivalent Circuit



3. Pin Capacitance

| Paramotor | Symbol | Condition | | Unit | |
|--------------------|--------|---|-----|------|------|
| i arameter | Symbol | Condition | Min | Max | Unit |
| Output capacitance | Co | $V_{DD} = 1.8 \text{ V},$ | | 8 | pF |
| Input capacitance | Cı | $f = 1 \text{ MHz}, T_A = +25 \text{ °C}$ | | 6 | pF |



MB85RS256LYA(AEC-Q100 Compliant)

TIMING DIAGRAM

Serial Data Timing



• Hold Timing



POWER ON/OFF SEQUENCE



In case relative short V_{DD} pulse whose peak level is beyond 1.6 is applied, please set V_{DD} falling time, tf, longer than 0.4ms/V. (When V_{DD} rises beyond 1.6V, and falls just after, if this term is very short the device may loose its function.).

| Baramotor | Symbol | Va | Unit | |
|---------------------------------|--------|---------|------|------|
| Falameter | Symbol | Min Max | | |
| CS level hold time at power OFF | tpd | 400 | | ns |
| CS level hold time at power ON | tpu | 450 | | μS |
| Power supply rising time | tr | 0.05 | | ms/V |
| Power supply falling time | tf | 0.1 | | ms/V |

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.



■ FeRAM CHARACTERISTICS

| Paramotor | Value | | Unit | Pomarka | |
|------------------------------|------------------|-----|------------|---|--|
| Farameter | Min | Max | Unit | Reillaiks | |
| Read/Write Endurance*1 | 10 ¹³ | | Times/byte | Operation Ambient Temperature $T_A = + 125 \ ^{\circ}C$ | |
| | 5.9 or more*3 | | | Operation Ambient Temperature $T_A = + 125 \ ^{\circ}C$ | |
| Data Retention ^{*2} | 19.1 | | Years | Operation Ambient Temperature $T_A = +105 \ ^{\circ}C$ | |
| | 70.4 | | | Operation Ambient Temperature $T_A = +85 \ ^{\circ}C$ | |

*1 : Total number of reading and writing defines the minimum value of endurance, as an FeRAM memory operates with destructive readout mechanism.

*2: Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

*3: Under evaluation for more than 5.9 years(+125 °C).

NOTE ON USE

We recommend programming of the device after reflow except for special sector region and serial number region. Data written before reflow cannot be guaranteed.

ESD AND LATCH-UP

| Test | DUT | Value |
|---|---|-------------|
| ESD HBM (Human Body Model) JESD22-A114 compliant | | ≥ 2000 V |
| ESD CDM (Charged Device Model) AEC-Q100-011(FI-CDM) compliant | MB85RS256LYAPNF-GS-BCE1 MB85RS256LYAPNF-GSBCERE1 | ≥ 1000 V |
| Latch-Up (I-test) JESD78 compliant | MB85RS256LYAPN-GS-AWE1 MB85RS256LYAPN-GS-AWEWE1 | ≥ 125mA |
| Latch-Up (V _{supply} overvoltage test) JESD78 compliant | - | $\geq 5.4V$ |

REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL] : Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E)

Current status on Contained Restricted Substances

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.



■ ORDERING INFORMATION :

| Part number | Package | Shipping form | Minimum shipping quantity |
|--------------------------|-------------------|-----------------------|------------------------------|
| MB85RS256LYAPNF-GS-BCE1 | 8-pin plastic SOP | Tube | * |
| MB85RS256LYAPNF-GSBCERE1 | 8-pin plastic SOP | Embossed Carrier tape | 1500 |
| MB85RS256LYAPN-GS-AWE1 | 8-pin plastic DFN | Tray | * |
| MB85RS256LYAPN-GS-AWEWE1 | 8-pin plastic DFN | Embossed Carrier tape | 1500 |

* : Please contact our sales office about minimum shipping quantity.



PACKAGE DIMENSION

(1) MB85RS256LYAPNF-GS-BCE1/MB85RS256LYAPNF-GSBCERE1







(2) MB85RS256LYAPN-GS-AWE1/MB85RS256LYAPN-GS-AWEWE1







MARKING (Example)

(1) MB85RS256LYAPNF-GS-BCE1/MB85RS256LYAPNF-GSBCERE1



(2) MB85RS256LYAPN-GS-AWE1/MB85RS256LYAPN-GS-AWEWE1





PACKING INFORMATION

(1) MB85RS256LYAPNF-GS-BCE1/MB85RS256LYAPNF-GSBCERE1

1. Tube (MB85RS256LYAPNF-GS-BCE1)

1.1 Tube Dimensions

Tube/stopper shape (example)



• Tube cross-sections and Maximum quantity



(Dimensions in mm)

Direction of index in tube



1.2 Product label indicators (example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]





1.3 Dimensions for Containers

(1) Dimensions for inner box



| 540 125 | L | W | Н |
|-----------|-----|-----|----|
| J40 125 1 | 540 | 125 | 75 |

(Dimensions in mm)

(2) Dimensions for outer box



| L | W | Н |
|-----|-----|-----|
| 565 | 270 | 180 |

(Dimensions in mm)



2. Emboss Tape (MB85RS256LYAPNF-GSBCERE1)

2.1 Tape Dimensions (not drawn to scale) (8-pin plastic SOP)





MB85RS256LYA(AEC-Q100 Compliant)

2.2 IC orientation



2.3 Reel dimensions



| Dimensions | in | mm |
|------------|----|----|
| Dimensions | | |

| A | В | С | W1 | W2 |
|-----|-----|----|------|------|
| 254 | 100 | 13 | 13.5 | 17.5 |

2.4 Product label indicators (examples)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



Label II:Moisture Barrier Bag (It sticks it on the Aluminum laminated bag) [MSL Label]

| MOIS | Caution This bag contains STURE-SENSITIVE DEVI | CES 3 | | |
|--|--|----------------------|--|--|
| 1. Calculated shelf life <90% relative humid | e in sealed bag:24 months at < ity (RH) | (40°C and | | |
| 2. Peak package body | temperature: 260°C | | | |
| 3. After bag is opened solder or other high a) Mounted within: <30°C/60% RH, or b) Stored per J-ST | l, devices that will be subjected temperature process must be 168 hours of factory conditions D-033 | d to reflow | | |
| 4. Devices require bak a) Humidity Indicato devices or >60% f b) 3a or 3b are not | ke, before mounting, if: or Card reads >10% for level 2a or level 2 devices when read a met | a - 5a it 23 ± 5℃ | | |
| 5. If baking is required bake procedure | l, refer to IPC/JEDEC J-STD- | -033 for | | |
| Bag Seal Date: see ad | ljacent bar code label. | | | |
| Note: Level and body | temperature defined by IPC/J | EDEC J-STD-020 | | |



2.5 Dimensions for Containers

(1) Dimensions for inner box



| Tape width | L | W | Н |
|------------|-----|-----|----|
| 12 | 266 | 263 | 52 |

(Dimensions in mm)

(2) Dimensions for outer box



| L | W | Н |
|-----|-----|-----|
| 555 | 255 | 160 |

(Dimensions in mm)



(2) MB85RS256LYAPN-GS-AWE1/MB85RS256LYAPN-GS-AWEWE1

1. Tray (MB85RS256LYAPN-GS-AWE1)

1.1 Tray Dimensions





1.2 IC orientation





1.3 Product label indicators(example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]





1.4 Dimensions for Containers

(1) Dimensions for inner box



| L | W | Н |
|-----|-----|--------------------|
| 175 | 375 | 110 |
| | | (Dimensions in mm) |

(2) Dimensions for outer box



| L | W | Н |
|-----|-----|-----|
| 190 | 380 | 330 |

(Dimensions in mm)



2. Emboss Tape (MB85RS256LYAPN-GS-AWEWE1)

2.1 Tape Dimensions (not drawn to scale)(8-pin plastic DFN 5mm × 6mm)





MB85RS256LYA(AEC-Q100 Compliant)

2.2 IC orientation



2.3 Reel dimensions



| | | Dimensions in mm | | |
|-----|-----|------------------|------|------|
| А | В | С | W1 | W2 |
| 330 | 100 | 13 | 13.5 | 17.5 |

RAMXEED

2.4 Product label indicators (example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



Label II: Moisture Barrier Bag (It sticks it on the Aluminum laminated bag)

[MSL Label]





2.5 Dimensions for Containers

(1) Dimensions for inner box



| Tape width | L | W | Н |
|------------|-----|-----|----|
| 12 | 350 | 335 | 35 |

(Dimensions in mm)

(2) Dimensions for outer box



| L | W | Н |
|-----|-----|-----|
| 384 | 368 | 225 |

(Dimensions in mm)

RAMXEED LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan *https://ramxeed.com/*

All Rights Reserved.

RAMXEED LIMITED, its subsidiaries and affiliates (collectively, "RAMXEED") reserves the right to make changes to the information contained in this document without notice. Please contact your RAMXEED sales representatives before order of RAMXEED device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of RAMXEED device. RAMXEED disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the RAMXEED device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. RAMX-EED assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of RAMXEED or any third party by license or otherwise, express or implied. RAMXEED assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). RAMXEED shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

operating conditions. The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.